Abstract -In the mobile phone market, the challenge of time to market, small size, low cost becomes more and more obvious.
THE MOTIVATION OF SI SIMULATION
A lot of the powerful function of the SI simulation is often heard. But it is useless if the product creation can not benefit from the simulation. So at the start of this paper, one question should be clarified --why SI simulation?
At first, to get better user experience, a lot of new high speed interfaces are introduced into the mobile phone design, such as the DDR memory, high defmition display and camera, USB2.0, etc. Even for the low speed interface, the signal's rising edge is faster and faster along with the IC technology from BOnm to 45nm. As a result, more and more SI issue pops up not only in the high end phone, but also in the low end phone. On the other hand, due to the pressure of the low cost and small size, the routing density is so high and the reference areas or reference layers are so few that most of the fast signals are not well protected or even do not have the continuous return path. So the SI performance is even worse.
At the same time, the solution of SI issue usually needs more cost and more PCB size, such as adding a terminator resistor. So only the signal which is really high risk can be improved. Any over-design should be avoided to save cost and PCB size.
Finally, in the past years, the competition in the mobile phone market is more and more serious. The time to market has never been as important as now. To respond the market quickly and reduce the development period, the design must be robust enough, even succeed in the first build.
"Lots of high speed signals with SI risk, low cost, small size, and short development period, robust but not over designed" these are the cruel design environment. Some requirements even seem to be conflicted with each other. Fortunately, the SI simulation with the statistic analysis is an effective solution to estimate the risk, compromise the requirements and guide the PCB design. That is why we need SI simulation in the product creation.
In this paper, Chapters II will focus on the process of the SI simulation, while Chapter III&IV will focus on the component level and the system level simulation with the statistic analysis.
II. THE PROCESS AND OBJECTIVE OF SI SIMULATION
The product creation has a standard process which the SI simulation process should be compatible with. Fig.l shows an example of the process of the product creation and simulation.
The product creation has two phases: a dedicated concept phase before builds; the product development phase composed by builds. The bottleneck of time to market is the amount of the builds. SI simulation has two phases: the component level and the system level. Both will be introduced in the follow two chapters.
To reduce the development period, SI simulation has two objectives: to get the design mature as early as possible, especially succeed in the first build; Even if any error is found, the issue can be solved in one build without popping up any new one. According to these objectives, the SI activity will focus on the concept phase, especially to guide the placement and routing of the first build. The SI simulation will also be used to troubleshoot the error and verifY the improvement solution after the test of each build. 
III. THE COMPONENT LEVEL SIMULATION
The component level simulation is the foundation of the system level simulation. In this phase, two key questions will be clarified in the following part.
• How to guarantee the accuracy of the SI simulation?
• Which signal is high risk from SI point of view?
A. The Accuracy of the Sf Simulation
The SI simulation's accuracy relies on three elements: the trace modeller, the simulator engine and the component's model. The trace modeller is used to extract the topology from the layout. The simulator engine will simulate the electromagnetic effect of the topology which comes from the layout or manual input. The accuracy of the trace modeller and simulator engine is guaranteed by the tool's vendor. So in another word, the simulation's accuracy depends on the component's model, especially the IBIS model of the active driver's buffer (The other model is covered in this paper).
To validate the quality of IBIS model, there are two methods: measurement and circuit model correlation (such as HSPICE model). The measurement has higher confidence level than the circuit model correlation, because the circuit model itself is possibly not accurate. But the measurement needs a test board and a high bandwidth oscilloscope. It spends a lot of time and resource which is conflicted with time to market. So the method of the circuit model correlation is preferred. A standard process, specification and checklist of the IBIS model extraction and correlation are helpful for the IC supplier to deliver the accurate IBIS model, validated by HSPICE model, in one round.
The statistic analysis can be used to evaluate the consistency of the behaviour between the IBIS model and HSPICE model, for example, R 2 (coefficient of determination) is 0.95 or higher.
B. Fast Identify the Signal with SI Risk
At the early phase, there is usually not any design information of the placement and routing, except the selection of components. How to quickly identifY which signal is critical? At first, the rising/falling time of a signal can be estimated by simulating the topology that the buffer drives a test load. In [1] , there are a lot of rules of thumb to estimate Sl risk based on the rising/falling time, such as, for a signal with "x" ns rising time, the reflection will be significant if the trace is longer than "x" inch. Based on these rules of thumb, the signals with SI risk can be quickly identified and will be focused on in the system level simulation.
IV. THE SYSTEM LEVEL SIMULATION
There are two main tasks in the system level simulation: the simulation for each build and troubleshooting. The target is to get the design mature as early as possible and reduce the development period. That means the pre-layout simulation of the first build is very important, because any modification of layout needs a long time. To succeed in the first layout, three key questions will be clarified in the following part.
• How to guarantee the design robust but not over designed?
• How to quickly find the solution space?
• How to verifY the SI performance and troubleshoot the errors?
A. Robust, But Not Over-designed Tolerance exists everywhere, for example, the component's behaviour, the PCB manufacture, the temperature and power voltage. The design must be robust enough to tolerate these variants. Then the possibility of success in the first build will be much higher. On the other hand, any over-design should be avoided due to the pressure of the low cost and small size.
The statistic analysis is a suitable tool to evaluate the design is robust or over-designed. The essential is the target is to keep the failure rate at a very low level but not implement a system without any failure at all.
To get the distribution of the simulation output, the distribution of the simulation input must be clarified at first. In the pre-layout simulation, the main input is the component's model and the interconnection's model with two key parameters: Zo (characteristic impedance) and Tpd (propagation delay). The component's model has already contained the nominal and two comer behaviours by the model in the typical case, fastest case and slowest case. But the interconnection's comer behaviour is usually unknown and needs to be defined manually.
For example, Fig.2 shows the cross-section and parameter of a strip line. Zo is a function of HI, H2, Erl, Er2, WI, W2 and Tl. The nominal Zo is 42.50hm. The maximum of Zo is 61.90hm when HI, H2 is the maximum and ErI, Er2, WI, W2, Tl is the minimum. The minimum of Zo is 25.1 ohm when HI, H2 is the minimum and Erl, Er2, WI, W2, Tl is the maximum. Based on the comer value of Zo, the tolerance is -41 % � +47% which is so high and not realistic because it is very low possibility to happen. This tolerance will lead an over-designed simulation result. A more reasonable tolerance of Zo can be got by the statistic analysis. Based on the measurement by the PCB supplier, HI, H2, Erl, Er2, WI, W2 and Tl are all in the Gauss distribution. So the distribution of Zo can be generated by the impedance calculation tool and Matlab. Fig.3 shows the distribution of the above example strip line which is also in the Gauss Distribution with R 2 =0.988, average (]..l ) =42.50hm, standard deviation ( 0 ) = 2.00hm. As the rule of the Gauss Distribution, the tolerance is +-20.7% (about 8.80hm) @ 99.999% confidence level (4.417* 0 ). This tolerance of Zo is much smaller and more realistic than the previous one. This tolerance will lead a robust, but not over-designed, simulation result. Table I is an example to show the relation between all possible cross-sections and the distribution of Zoo
The statistic analysis of the distribution is only used to avoid the over-design, if the variant's comer value is far away from the typical value, such as Zoo But if the input variant's comer is near to the typical value, it is un-necessary to do the statistic analysis. The comer value can be directly used as the worst case to save time. The following is the common steps of the exploration of the solution space:
• Select one topology of routing. For example, daisy chain, star, tree topology.
• Explore the solution space of the topology without any extra component, such as termination.
• If there is no solution space in the previous step, explore the solution space of the topology with the termination.
• If there is no solution space in the previous step, change another topology and repeat the previous steps. In this procedure, the biggest challenge is how to quickly find the solution space. In [2] , there is an effective and efficient method based on the statistic analysis. In the following part, this method will be shown by an example.
Out
In Fig. 4 The Topology ofP2P with the Series Resistor 1) The Background of the Example: The example is a Peer to Peer (P2P) topology with one driver and one receiver. The PCB size is about 4cm*9cm. The PCB stack up is 8 layers. The target is to get a placement and routing guideline by the pre-layout simulation to fulfill the requirement of the overshoot less than O.ISV.
By the component level simulation in the chapter Ill.B, the min rising/falling time of the signal is about 3S0ps. According the rule of thumb, the overshoot will be significant if the trace length is more than 0.3Sinch and the max sweep step is 0.286 times of the rising/falling time. So this signal with about Sinch length (4+9=13cm) is high risk of overshoot and the max sweep step is lOOps (about 600mil).
By the method mentioned in Chapter lV.A, the impedance of the trace under any cross-section in this PCB is from 30�900hm @ 99.999% confidence level.
2) The Scenario of Exploring the Solution Space with the Termination: FigA shows the topology of P2P with the series terminator. There are S input variants: Zo and Length of Xl, R, Zo and Length of X2. The overshoot is a function of the S input variants. The combination of the S input variants, in which the overshoot can fulfill the requirement, is named as the solution space. The initial range and step for each variant is shown in Table 2 . The question is how to quickly find the solution space from the initial space? The blue area means overshoot less O.1SV. Although it is a solution space, yet it is too small compared the whole initial range and somehow too coarse. Along with the sweep simulation with the initial space, a batch report of the max overshoot value as Table 3 is generated by the simulation. The statlstlc analysis can be done to calculate the correlation coefficient (CC) between the overshoot and the 5 input variants as Table 4 . The higher the absolute value of correlation coefficient is, the more the input variant impacts the overshoot. A positive correlation coefficient means the overshoot has the same trend as the input variant, while a negative one means the overshoot has a reverse trend with the input variant. 4) The Second Round of Exploring the Solution Space:
based on Table 4 , R, length of Xl and Zo of X2 has a big impact to the overshoot. To quickly find the solution space, R should be increased; the length of Xl and Zo ofX2 should be decreased. At the same time, the sweep step is also decreased to get a more fme simulation result as the Table 5 . The sweep simulation is done again based on the new target range and sweep step. Fig.6 is the overshoot result. Now the blue area is big and fme enough. So Table 5 is an available solution space, except the length of Xl and X2 should be in the blue area in Fig.6 . The range of the Xl's and X2's Zo implies which cross-section can be used for routing by checking the Cross-section_ Zo table as Table 1 . The range of the Xl's and X2's length implies the requirement of the placement distance and the routing length. 
C. Verification and Troubleshooting by the Post-layout Simulation
After the guideline created by the pre-layout simulation is implemented in the layout, the SI performance can be verified by the post-layout simulation based on the layout. If any issue is found in the verification, the target signal's topology can be extracted from the layout by the trace modeller and imported into the pre-layout simulation tool for the further solution study. A typical pre-layout simulation procedure will be executed again to get an improvement guideline. Then the updated layout will be implemented and verified by the post layout simulation again, until no SI issue is found. V. CONCLUSIONS The SI simulation with the statistic analysis is proved to be an effective and efficient solution to guarantee the SI performance in the case of short development period, low cost and small size PCB. Exactly from SI performance point of view, we have already achieved to succeed in the first build for most of the projects.
